



## Efficient implementation of lattice Boltzmannflow solvers

Thomas Zeiser

Erlangen Regional Computing Center (RRZE)  
University of Erlangen-Nuremberg, Germany


[thomas.zeiser@rrze.uni-erlangen.de](mailto:thomas.zeiser@rrze.uni-erlangen.de)

with contributions of G. Hager, G. Wellein, and many others

This work is financially supported by:



### Preliminaries: what will / wont be covered here



## Outline

- **Architectural developments**
  - multi-core everywhere
- **Caches and memory hierarchies**
  - cache and cache thrashing
- **Performance modeling**
  - expected performance vs. sustained performance
- **Optimization**
  - common sense optimizations, minimizing data access, effect of data layout
- **Parallelization**
  - OpenMP, MPI, parallel scalability, domain decomposition
- **Tools**
  - make, version control systems, MPI tracing



## Architectural developments

Why we still have to worry about performance.


## Currently available compute platforms



Commodity cluster




GPUs and other accelerators



July 2009 thomas.zeiser@rrze.uni-erlangen.de

Vector computers



- Vector computers are (unfortunately) a dieing species; but other architectures get more and more vector-like feature.
- GPUs and accelerators are not yet mature enough for general application (at least in my opinion).
- → focus on commodity CPUs

HPC High Performance Computing


5

## Why worry about performance: memory gap



### Memory (DRAM) Gap

- Memory bandwidth grows only at a speed of 7% a year.
- Memory latency remains constant / increases in terms of processor speed.
- Loading a single data item from main memory can cost 100s of cycles on a 3 GHz CPU.
- On-chip memory controllers recently gave boost (especially for multi-socket nodes); but still, memory bandwidth remains an issue.



**Optimization of main memory access is mandatory for most applications.**

July 2009 thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing


7

## Ever growing processor speed & Moore's Law



- 1965 G. Moore (co-founder of Intel) claimed

#transistors on processor chip doubles every 12-24 months



- Processor speed grew roughly at the same rate

My computer: 350 MHz (1998) – 3.000 MHz (2004)  
Growth rate: 43% p.y. → doubles every 24 months

- Why worry about performance?

July 2009 thomas.zeiser@rrze.uni-erlangen.de



HPC High Performance Computing



6

## Why worry about performance: multi-core



### Multi-Core Processors – The game is over...

- Problem: Moore's law is still valid but increasing clock speed hits a technical wall (power consumption / heat).
- Solution: Reduce clock speed of processor but put 2 (or more) processors (cores) on a single silicon die.
- We will have to use **many but less powerful** processors in the future.




**Parallelization is mandatory for most applications.**

July 2009 thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing


8

## Making use of all the transistors available



July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de


→ more cores  
→ more/larger caches



High Performance Computing

9

## Caches and memory hierarchies of modern processors




## Top500 trends and cores on the desktop

- Number of processors is rapidly “exploding”
- due to more nodes but also due to multi-core chips
- more and more systems become “hybrid”

Rank	Site	System	Cores
1	LANL	IBM Roadrunner Optron+Cell	129 600
2	Oak Ridge	Cray XT5	150 152
3	FZJ, DE	IBM BlueGene/P	294 912
4	NASA	SGI Altix ICE (Intel Harpertown)	51 200
8	TAC	Sun Ranger (Opteron)	62 976
15	SSC, CN	QC AMD Opteron, Windows HPC	30 720
22	JP	Earth Simulator 2, NEC SX-9/E	1 280

July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de



## And on the desktop?

- single/dual/quad/... core CPUs
- or 960 cores with 4 GPUs

High Performance Computing

10

## Programming basics

- Be aware of different memory mapping for FORTRAN & C:

real\*8 a(0:3,0:3) ! FORTRAN: column-major


0,0	0,1	0,2	0,3
1,0	1,1	1,2	1,3
2,0	2,1	2,2	2,3
3,0	3,1	3,2	3,3

double a(4,4) // C/C++: row-major

0,0	0,1	0,2	0,3
1,0	1,1	1,2	1,3
2,0	2,1	2,2	2,3
3,0	3,1	3,2	3,3

0,0	0,1	0,2	0,3
1,0	1,1	1,2	1,3
2,0	2,1	2,2	2,3
3,0	3,1	3,2	3,3

0,0	0,1	0,2	0,3
1,0	1,1	1,2	1,3
2,0	2,1	2,2	2,3
3,0	3,1	3,2	3,3



- Different ordering of nested loops required for “stride 1 access” (i.e. consecutive memory access)!

```
do j=0,3
  do i=0,3
    a(i,j) = ...
  enddo
enddo
```


```
for (i=0; i<4; i++) {
  for (j=0; j<4; j++) {
    a(i,j) = ...
  }
}
```

July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing

12

## Memory hierarchies




July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing 13

## Vector TRIAD test: sustained memory bandwidth

```
double precision :: a(maxLen), b(maxLen), c(maxLen), d(maxLen)
do j=1, repeatCount
  !DEC$ VECTOR NONTEMPORAL
  do i=1, N
    a(i) = b(i) + c(i) * d(i)
  end do
  ! obscure statement to prevent loop optimization
end do
```



July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing 15

## Memory hierarchies of recent (dual-core) CPUs


SSE2		DC Intel Xeon5160	DC AMD Opteron2362	DC Intel Itanium2	QC Intel Nehalem
Peak Performance Core frequency		12.0 GFlop/s 3.0 GHz	5.2 GFlop/s 2.6 GHz	6.4 GFlop/s 1.6 GHz	10.64 GFlop/s 2.66 GHz
#Registers		16 / 32*	16 / 32*	128	16 / 32*
L1(D)	Size	32 kB	64 kB	16 KB	32 kB
	Raw BW	96 GB/s	41.6 GB/s	51.2 GB/s	?
L2	Latency	2 cycles	3 cycles	1 cycle	4 cycles
	Size	4 MB (for 2 cores)	1 MB	256 KB	256 kB
L3	Raw BW	96 GB/s	41.6 GB/s	51.2 GB/s	?
	Latency	7 cycles	~13 cycles	5-6 cycles	~10 cycles
Memory	Size			6 / 12 MB	8 MB (for 4 cores)
	Raw BW	10.6 GB/s	6.4 GB/s	8.5 GB/s	32 GB/s
	Latency	~200 ns <sup>600 cycles</sup>	< 100 ns	~200 ns	~75 ns

July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing 14

## Memory hierarchies: cache structure


- caches are organized in **cache lines** that are fetched/stored as a whole (e.g. 64 bytes = 8 double words)
  - if one item is needed, the cache line it belongs to is fetched (**miss**)
  - cache line fetch/load has large latency penalty
  - "neighboring" items can then be used from cache




July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

HPC High Performance Computing 16

- Cache line data is always consecutive
  - cache use is optimal for contiguous access (stride 1)
  - non-consecutive access reduces performance (worst case:  $\geq$  cache line size)
  - ensure spatial locality by blocking or optimizing data layout  
→ see lattice Boltzmann part later on
- Modifying/writing data (usually) requires loading the data first
  - “read for ownership” (RFO)
  - unless “non temporal stores” can be used (requires e.g. vectorizable code and proper alignment)
- Caches (~MB) must be mapped to memory locations (~GB)



## Memory hierarchies: associative caches



**Example:** 2-way associative cache. Each memory location can be mapped to two cache locations.

e.g. size of main memory= 1 GByte; Cache Size= 256 KB  
→ 8192 memory locations are mapped to two cache locations

## Memory hierarchies: cache mapping

- “Cache mapping”:
  - pairing of memory locations with cache line
  - e.g. mapping 1 GB of main memory to 512 KB of cache
- Directly mapped cache:
  - every memory location can be mapped to exactly one cache location
  - if cache size= $n$ ,  $i$ -th memory location is mapped to cache location  $mod(i,n)$
  - memory access with stride=cache size will not allow caching of more than one line of data, i.e. effective cache size is one line!
  - no penalty for stride-one access
- Set-associative cache:
  - $m$ -way associative cache of size  $m \times n$ : each memory location  $i$  can be mapped to the  $m$  cache locations  $j \cdot n + mod(i,n), j=0..m-1$
  - if all  $m$  locations are taken, one has to be overwritten on next cache load; different strategies (least recently used (LRU), random, not recently used (NRU))


## Memory hierarchies: cache thrashing

- If many memory locations are used that are mapped to the same  $m$  cache slots, cache reuse can be very limited even with  $m$ -way associative caches.
- Effective cache size is usually less than  $m \times n$  for real-world applications.
- Warning: Using powers of 2 in the leading array dimensions of multi-dimensional arrays should be avoided!  
“Padding” may help.  
See example on the following slides.



**Example:** 2D – square lattice

At each lattice point the 4 velocities for each of the 4 directions are stored.



N=16

```
real*8 vel(1:N , 1:N, 4)
.....
s=0.d0
do j=1,N
  do i=1,N
    s=s+vel(i,j,1)-vel(i,j,2)+vel(i,j,3)-vel(i,j,4)
  enddo
enddo
```

July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 21

## Memory hierarchies: cache thrashing solved

Memory-to-cache mapping for **vel(1:18, 1:18, 4)**

Hypothetic cache: 256 byte (=32 doubles) / 2-way associative / Cache line size=32 byte

1,1,1	2,1,1	3,1,1	4,1,1	...	1,1,2	2,1,2	3,1,2	4,1,2	...	1,1,3	2,1,3	3,1,3	4,1,3	...	1,1,4	2,1,4	3,1,4	4,1,4
-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------

i=1, j=1

1,1,1	2,1,1	3,1,1	4,1,1	...	17,1,1	18,1,1	1,1,2	2,1,2	3,1,2	4,1,2	...	1,1,3	2,1,3	3,1,3	4,1,3	...	1,1,4	2,1,4	3,1,4	4,1,4
-------	-------	-------	-------	-----	--------	--------	-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------

1,1,1	2,1,1	3,1,1	4,1,1	1,1,3	2,1,3	3,1,3	4,1,3	...		
17,1,1	18,1,1	1,1,2	2,1,2	3,1,2	4,1,2	5,1,2	6,1,2	3,1,4	4,1,4	...

Hypothetic cache:  
2 rows with 16 doubles each

(most) cache lines need only be loaded **once** from memory to cache!

→ “padding” of the array solved the cache thrashing issue

memory-to-cache mapping for **vel(1:16, 1:16, 4)**

Hypothetic cache: 256 byte (=32 doubles) / 2-way associative / Cache line size=32 byte

1,1,1	2,1,1	3,1,1	4,1,1	...	1,1,2	2,1,2	3,1,2	4,1,2	...	1,1,3	2,1,3	3,1,3	4,1,3	...	1,1,4	2,1,4	3,1,4	4,1,4
-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------

i=1, j=1

1,1,1	2,1,1	3,1,1	4,1,1	...	1,1,2	2,1,2	3,1,2	4,1,2	...	1,1,3	2,1,3	3,1,3	4,1,3	...	1,1,4	2,1,4	3,1,4	4,1,4
-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------	-----	-------	-------	-------	-------

1,1,3	2,1,3	3,1,3	4,1,3	...
1,1,4	2,1,4	3,1,4	4,1,4	...

Vel(1:16,1:16,1)  
Vel(1:16,1:16,2)  
Vel(1:16,1:16,3)  
Vel(1:16,1:16,4)

Hypothetic cache:  
2 rows with 16 double each

Each cache line must be loaded 4 times from main memory to cache!



## Performance modeling


expected performance vs. sustained performance

How close to the “optimum” am I ?

## Lattice Boltzmann method: basic algorithm



The evolution of the particle distribution functions  $f_i$  at each lattice node is calculated in discrete time steps.



Computationally: (D3Q19)

- explicit Jacobi-like iteration scheme
- 19 double precision floating point values stored per node
- 19-point stencil; data exchange with nearest neighbors
- ~ 200 Flops per node update (for BGK or TRT collision model)
- **algorithmic balance:**  
456 bytes / 200 flops = 2.3 B/flop
- **system balance of a 2-socket Nehalem node (2.66 GHz, no SMT):**  
32 GB/s sustained stream bandwidth / 85.12 GFlop/s = 0.37 B/flop
- we will usually be *memory bound*

## Estimation of performance: memory-bound case



### Crossover between cache and memory bound computations

- Complete domain no longer fits into outermost cache ( $N=Nx=Ny=Nz$ )  
 $2 * 19 * N^3 * 8 \text{ Byte} \sim L2/L3 \text{ cache size}$   
→ 1 MB cache:  $N \sim 14\text{-}15$ ; 4 MB cache:  $N \sim 23\text{-}24$

### Cache 2: data must always be transferred from/to main memory

- assumption: full use of each cache line loaded
- data to be transferred for a single fluid node update: (including RFA)  
 $(2+1) * 19 * 8 \text{ Byte} \rightarrow 456 \text{ Bytes}/(\text{node update})$
- max. number of lattice site updates per second MLUPs:  
MaxMLUPs = MemoryBandwidth / (456 Bytes/node update)
- (effective) MemoryBandwidth = 3-12 GByte/s → MaxMLUPs ~ 6-26 MLUPs

### Verification of efficiency of data access using hardware perf counter

- *number of cache misses* is a bad performance metric (at least on Intel Xeon systems due to hardware prefetcher, etc.)
- more reliable: *memory bus (FSB) utilization* and *number of buss accesses*
- minimum number of bus accesses:  $N^3 * \text{timesteps} * 456 / 64$



## Estimation of performance: in-cache case



our performance metric for lattice Boltzmann codes:

- **million (fluid) lattice node updates per second – MLUP/s**

### performance estimation

- **general assumptions**
  - D3Q19 lattice
  - 200 floating point operations per fluid node update (reasonable for BGK/TRT)
- **Case 1: data transfer is infinite fast (all data fits into cache):**
  - max. MLUP/s = PeakPerformance / (200 Flop/node update)
  - single 2.66 GHz Intel Core i7 core = 10,640 MFLOP/s → max. 53 MLUP/s
  - in reality even simple kernels do not achieve peak performance and transfer speed is finite even for caches
  - thus, this upper limit is more hypothetical than real
  - in-cache performance depends on many small details and can vary e.g. significantly from compiler release to compiler release

## Implementation and optimization of a 3-D lattice Boltzmann kernel



- common sense optimizations
- minimizing data access
- effect of data layout

### General guidelines – some common sense optimizations

#### 1. do less work

- eliminate common sub-expressions
- avoid branches; move if tests outside of inner loops

*further reading*

G. Hager and G. Wellein:  
*Part 1: Architectures and Performance Characteristics of Modern High Performance Computers.*  
*Part 2: Optimization Techniques for Modern High Performance Computers.*  
 In Fehske et al., Lecture Notes Phys. 739, pp 681-730 and pp. 731-767 (2008), ISBN: 978-3-540-74685-0. (Springer, Berlin)

#### 2. avoid expensive operations

- a division is much more expensive than a multiplication
- does the compiler realize that  $x^{**}2.0$  is just  $x*x$
- trigonometric expressions, etc.
- “strength reduction”; tabulating values; ...

#### 3. shrink working set

- use appropriate data types (e.g. float vs. double)
- only calculate / store what is really required

#### 4. use appropriate compilers and compiler flags

- optimization; inlining; ...
- tell the compiler if data references disjoint locations (i.e. no aliasing)

## Basic optimizations: initial implementation

#### ▪ Starting point: straight forward “full matrix” approach with toggle index and marker-and-cell flag field

- separate storage for even/odd time steps (“source/destination”) to avoid data dependencies
- discrete velocity as additional array index
- ghost layer (to avoid special algorithm at domain boundaries)

→ 5-D array  $f(Q, x, y, z, t)$

#### ▪ In the following, it is assumed that by increasing the first index by one, you go to the physically next location in memory (FORTRAN, column-major).

```
real*8 f(0:18,0:Nx+1,0:Ny+1,0:Nz+1,0:1)
do z=1,Nz; do y=1,Ny; do x=1,Nx
  if( fluidcell(x,y,z) ) then
    LOAD f( 0,x,y,z,t)
    LOAD f( 1,x,y,z,t)
    ...
    LOAD f(18,x,y,z,t)
    Relaxation (complex computations)
    SAVE f( 0,x ,y ,z ,t+1)
    SAVE f( 1,x+1,y ,z ,t+1)
    SAVE f( 2,x ,y+1,z ,t+1)
    SAVE f( 3,x-1,y+1,z ,t+1)
    ...
    SAVE f(18,x ,y-1,z-1,t+1)
  endif
enddo; enddo; enddo
```

#load operations: 19\*Nx\*Ny\*Nz + 19\*Nx\*Ny\*Nz  
#store operations: 19\*Nx\*Ny\*Nz

If cache line of store operation is not in cache it must be loaded first (RFO)!

#### 1. analyze relaxation step (I)

- many operations can be eliminated (common sub-expressions, zero-velocity components, etc.) — do not rely on compiler!
- # of floating point operations depends on compiler & optimization level

```
! Calculate ux velocity component
ux=0.d0
do i=0,18
  ux=ux+ex(i)*f(i,x,y,z,t)
enddo
! worst case: loop, 38 LD; 19 MultAdd
```

```
ux=f(E ,x,y,z,t)+f(NE,x,y,z,t)+f(SE,x,y,z,t)+f(TE,x,y,z,t)+f(BE,x,y,z,t)-f(W ,x,y,z,t)-f(NW,x,y,z,t)-f(SW,x,y,z,t)-f(TW,x,y,z,t)-f(BW,x,y,z,t)
! 10 LD; 9 Add
```

- even worse: (C++) function calls which are not inlined; e.g. `getF(...)`

#### 2. analyze relaxation step (II)


- compare  $usq=ux^{**}2.0+uy^{**}2.0+uz^{**}2.0 \leftrightarrow usq=ux*ux+uy*uy+uz*uz$

#### 3. combine collide & stream step in a single loop to minimize data transfer! Otherwise data may have to be transferred twice.

#### 4. e.g. for Intel compiler: -O3 -xsse4.2 -fno-alias (-fno-alias of course only if no pointer aliasing is used)

## Performance characteristics of initial code

Intel Xeon 3.4 GHz (1 MB L2; 5.3 GByte/s) → max. 5-6 MLUP/s





## Explanation of the performance breakdowns



- A single node is updated by 18 write accesses from 3 successive z-planes.
- total amount of data for 3 successive z-planes:  
 $\text{Mem}_z \sim 3 * 2 * 19 * 8 * (\text{Nx}+2)(\text{Ny}+2) \text{ Bytes}$
- cache lines must be reloaded if  
 $\text{Mem}_z \sim \text{L2/L3 cache}$
- 1 MB cache  $\rightarrow \text{Nx}=\text{Ny} \sim 33$
- next breakdown if only 3 y-lines fit into cache

Drawing by courtesy of S. Donath, LSS/RZB



July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de




33

## Performance characteristics with 3-D blocking



Intel Xeon 3.4 GHz (1 MB L2; 5.3 GByte/s)  $\rightarrow$  max. 5-6 MLUP/s



July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de




35

## Optimization of data access: spatial blocking



- Increase spatial locality by spatial blocking



Schematic animation by courtesy of S. Donath, LSS/RZB

```

real(8) f(0:18,0:Nx+1,...,0:1)
do zz=1,Nz,blcksize
  do yy=1,Ny,blcksize
    do xx=1,Nx,blcksize
      if( fluidcell(x,y,z) ) then
        .....
      endif
    enddo
  enddo
enddo
enddo

```

### Correct choice of blcksize?

- $2 * 19 * \text{blksize}^3$  Byte < L2/L3  
 $\rightarrow \text{blksize} \sim 8-10$
- $2 * 19 * 3 * \text{blksize}^2$  Byte < L2/L3  
 $\rightarrow \text{blksize} \sim 25-30$

July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de



34

## Optimization of data access: data layout



- Starting point: straight forward “full matrix” approach with toggle index and marker-and-cell flag field

- separate storage for even/odd time steps (“source/destination”) to avoid data dependencies
- discrete velocity as additional array index
- ghost layer (to avoid special algorithm at domain boundaries)

$\rightarrow$  5-D array:  $F(0:18, 0:xMax+1, 0:yMax+1, 0:zMax+1, 0:1)$

- By increasing the first index by one, you go to the physically next location in memory (FORTRAN, column-major).

- In principle, any permutation of these indices can be used...  
...but which is the most efficient?

- $F(Q, x, y, z, t)$  „collision optimized“ („array of structures“)
- $F(x, y, z, Q, t)$  „propagation optimized“ („structure of arrays“)

July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de



36

## Effect of different data layouts



array-of-structures

```
real*8 f(0:18,0:Nx+1,0:Ny+1,0:Nz+1,0:1)
do z=1,Nz; do y=1,Ny; do x=1,Nx
  if( fluidcell(x,y,z) ) then
    LOAD f( 0,x,y,z,t)
    LOAD f( 1,x,y,z,t)
    ...
    LOAD f(18,x,y,z,t)
  end if
  Relaxation (complex computations)
  SAVE f( 0,x ,y ,z ,t+1)
  SAVE f( 1,x+1,y ,z ,t+1)
  SAVE f( 2,x ,y+1,z ,t+1)
  SAVE f( 3,x-1,y+1,z ,t+1)
  ...
  SAVE f(18,x ,y-1,z-1,t+1)
  endif
enddo; enddo; enddo
```

structure-of-arrays

```
f(0:Nx+1,0:Ny+1,0:Nz+1,0:18,0:1)
do z=1,Nz; do y=1,Ny; do x=1,Nx
  if( fluidcell(x,y,z) ) then
    LOAD f(x,y,z, 0,t)
    LOAD f(x,y,z, 1,t)
    ...
    LOAD f(x,y,z,18,t)
  end if
  Relaxation (computations)
  SAVE f(x ,y ,z ,0,t+1)
  SAVE f(x+1,y+1,z ,1,t+1)
  SAVE f(x ,y+1,z ,2,t+1)
  SAVE f(x-1,y+1,z ,3,t+1)
  ...
  SAVE f(x ,y-1,z-1,18,t+1)
  endif
enddo; enddo; enddo
```

„collision“  
„propagation“

stride-1 memory access  
large distances in memory;  
cache lines rarely reusable  
loop blocking mandatory?

19 different cache lines; but re-usable

19 cache lines; but all are reusable

Data layout has a significant effect on cache based systems:

- structure-of-arrays layout has high spatial data locality built-in  
if 38 cache lines stay in the cache! (38 \* 128 Byte ~ 5 kByte << L2/L3 caches)
- but watch possibility of cache thrashing for structure-of-arrays layout

July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 37

## Optimization of data access: cache thrashing




- Generally avoid powers of 2 in the leading dimension of (multidimensional) arrays.  
→ use “array padding” if necessary



In case of the structure-of-arrays data layout:

Use  
 $F(0:128,0:128,...)$   
instead of  
 $F(0:127,0:127,...)$

The array-of-structures data layout generally does not suffer from cache thrashing as the leading dimension is 19.




July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 39

## Performance characteristics of 2<sup>nd</sup> data layout



Intel Xeon 3.4 GHz (1 MB L2; 5.3 GByte/s) → max. 5-6 MLUP/s



July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 38

## Optimized data movement: splitting innermost loop



①

```
! temporary arrays to hold pre-calculated values
real(8) :: ux(Nx), uy(Nx), uz(Nx), dens(Nx)
```

②

```
do z=1,Nz; do y=1,Ny
  do x=1,N
    dens(x) = sum( f(x,y,z,:,t) )
    ux(x) = f(x,y,z,NE,t) + f(x,y,z,SE,t) + ...
    uy(x) = ... ; uz(x) = ...
  end do
```

③

```
! update (relax and advect) first fraction of directions
do x=1,Nx
  feq_com=...; t2x2=...; fac2=... ! calc common coefficients
  ui=ux(x)+uy(x); ...
  sym = omega_h*(f(x,y,z,NE,t)+f(x,y,z,SW,t)
  - fac2*ui*ui-t2x2*feq_com)
  asy = asyo_h*(f(x,y,z,NE,t)-f(x,y,z,SW,t)-3.d0*t2x2*ui)
  f(x+1,y+1,z,NE,t1) = f(x,y,z,NE,t) - sym - asy
  f(x-1,y-1,z,SW,t1) = f(x,y,z,SW,t) - sym + asy
  ...
end do
! update (relax and advect) 2nd/3rd fraction of directions
do x=1,Nx; similar calculations; end do
end do; end do
```

July 2009  
ICMMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 40


## Performance characteristics with loop splitting



**Woodcrest:**  
Intel Xeon 5150  
2.67 GHz  
4 MB L2 (2 cores)  
FSB1333  
(10.6 GB/s)

**Opteron:**  
AMD Opteron 270  
2.0 GHz  
1 MB L2 (per core)  
6.4 GB/s

**Itanium2:**  
Intel Itanium2/Madison9M  
1.6 GHz / 6 MB L3 / 8.5 GB/s



July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing

41

## Summary of basic part on efficient LBM coding



- Efficient code implementation requires **insight into memory hierarchy** of modern processors.
- **Data layout analysis and/or spatial blocking** is mandatory to optimize data transfer between main memory and processor.
- Optimizing **single processor performance** and parallelization are tightly connected to the use of multi-core processors.
- Parallel computing does not supersede sequential optimization .

July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing


43

## Reducing the memory footprint

further reading


### Compressed grids

- T. Pohl, M. Kowarschik, J. Wilke, K. Igelberger, U. Rüde: *Optimization and profiling of the cache performance of parallel lattice Boltzmann codes*. Par. Proc. Lett., 13:4 (2003) 549–560.




### Intelligent in-place swapping

- K. Mattila, J. Hyväläoma, T. Rossi, M. Aspnäs, J. Westerholm: *An efficient swap algorithm for the lattice Boltzmann method*. Comp. Phys. Comm 176 (2007) 200–210.



### Multi-core aware wave socket parallelization

- G. Wellein, et al.; *in preparation*, 2009.  
cf. my talk on Friday in the HPC session!




→ All three methods basically eliminate the toggle index and thus reduce the memory footprint by approx. 50%.

July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing

42

## Parallelization




- OpenMP and ccNUMA
- MPI
- how to decompose the domain
- limits of scalability: strong/weak scaling; Amdahl's/Gustafsson's law

## Two paradigms for parallel programming




### Distributed Memory

- data exchange between processes: send/receive messages via library (MPI = "Message Passing Interface")
- explicit programming required
- up to very large processor numbers possible



### Shared Memory

- common address space for a number of CPUs
- access efficiency may vary
  - SMP, (cc)NUMA
- many programming models (e.g. pthreads, OpenMP)
- potentially easier to handle
  - req. hardware and OS support!



Partially based on LRZ/RRZE course on parallel programming. By courtesy of R. Bader.


July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 45

## Performance issues with OpenMP: ccNUMA and first-touch



- First-touch page allocation leads to network contention if initialization of data is done on a single CPU only.
- Only correct parallel initialization and block-static scheduling can achieve sufficient scalability.



**HPC** High Performance Computing 47

## Shared memory parallelization with OpenMP




- based on compiler directives (extending the C/Fortran standard)
- requires shared memory (i.e. all threads can see the same data)
- (in principle) allows gradual transformation from serial to parallel

### Attention:

- memory bandwidth often does not scale with number of processors
- watch ccNUMA effects and avoid *false sharing*!

### OpenMP Execution Model

Partially based on LRZ/RRZE course on parallel programming. By courtesy of R. Bader.



```
!$OMP PARALLEL DO DEFAULT(NONE) &
!$OMP&SHARED(omega,f,obs,Nx,Ny,Nz) &
!$OMP&PRIVATE(x,y,z,ux,uy,uz,dens)
do z=1,Nz ! outer loop parallelized
  do y=1,Ny; do x=1,Nx
    if( obs(x,y,z) ) then
      ...
      relaxation (computations)
    ...
  endif
  enddo; enddo;
enddo;
```



July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 46

## Scalability examples of OpenMP parallel LBM





### 2-way Intel Core2 node



- Highly optimized code version does not see any performance increase when using the second core of a socket.

### 4-way AMD Opteron node



- Significant performance increase only if proper data placement is ensured by NUMA-aware initialization.

July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

July 2009  
ICMES-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 48

## Schematic NUMA-aware implementation



```
! allocate memory
allocate( f(Nx, Ny, Nz, 0:18, 0:1)

! ensure proper location of memory
!$OMP PARALLEL DO
!$OMP&SCHEDULE (STATIC)
do z=1,Nz
  do y=1,Ny
    do x=1,Nx
      f(x,y,z,:,:)= 0.d0
    enddo
  enddo
!$OMP END PARALLEL DO
...
```



- What about `calloc` !?
- What about C++ new operator !?
- Linux filesystem buffer cache !?
- How to ensure that threads do not migrate between cores !?

July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 49


```
...
! Iteration loop
do iterat=1, tEnd
  ...
  ! do relaxation and propagation
  !$OMP PARALLEL DO
  !$OMP&SHARED (Nx,Ny,Nz,omega,f,...)
  !$OMP&PRIVATE (x,y,z,ux,uy,uz,...)
  !$OMP&SCHEDULE (STATIC)
  do z=1,Nz
    do y=1,Ny; do x=1,Nx
      Some complex calculations
    enddo
  enddo
  !$OMP END PARALLEL DO
  ...
enddo
...
```

## Parallelization for distributed memory systems



### MPI parallelization

- domain decomposition
- ghost layers / halo cells
- explicit data exchange (sending/receiving of messages)
- can be used on any parallel computer (i.e. on shared and distributed memory systems)



July 2009 thomas.zeiser@rrze.uni-erlangen.de


**HPC** High Performance Computing 51

## Thread assignment: OpenMP vs. CUDA



### OpenMP (on CPUs)


- divide domain into huge chunks
- avoid false sharing
- switching between threads rather expensive



July 2009 thomas.zeiser@rrze.uni-erlangen.de

### CUDA (on GPUs)

- ensure proper alignment
- divide domain into small pieces
- always many more threads in flight than GPU cores available to hide latency



**HPC** High Performance Computing 50

## Parallelization for distributed memory systems




### MPI distinguishes

- point-to-point and collective operations
- *point-to-point* involves exactly two partners; can be blocking or non-blocking (send & recv)
- *collective* operations always involve all partners and are blocking (e.g. bcast, reduction, alldotall, barrier, ...)
- data types and operations must match

```
! initialize your parallel machine
call MPI_INIT(ierr)
call MPI_COMM_RANK(MPI_COMM_WORLD,myid,ierr)
call MPI_COMM_SIZE(MPI_COMM_WORLD,nprocs,ierr)
...
call MPI_BCAST(var,cnt,type,root,comm,ierr)


do iterat=1, steps
  ! do relaxation&propagation
  ! exchange data between partitions
  call MPI_ISEND(buf,cnt,type,to,tag,com,req,ierr)
  call MPI_IRECV(buf,cnt,type,from,tag,com,req,ierr)
  call MPI_WAITALL(cnt,req,status,ierr)
enddo
call MPI_FINALIZE(ierr)
```



July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 52


## How to decompose a simple domain?



### Splitting in


- one dimension:

- communication  
 $= n^2 * 2 * w * 1$



- two dimensions:

- communication  
 $= n^2 * 2 * w * 2 / p^{1/2}$



- three dimensions:

- communication  
 $= n^2 * 2 * w * 3 / p^{2/3}$

w = width of halo  
 $n^3$  = size of matrix  
 p = number of processors  
 cyclic boundary  
 → two neighbors in each direction

optimal for  $p > 11$

## Performance model for communication



- simplest model:

$$\text{transfer time} = \text{latency} + \text{message length} / \text{bandwidth}$$

latency: startup for message handling

bandwidth: transfer of bytes

- n messages:


$$\text{transfer time} = n * \text{latency} + \text{total message length} / \text{bandwidth}$$

→ send one big message instead of several small messages!



→ reduce the total amount of bytes!

→ bandwidth depends on protocol

## How to decompose a complex domain?



References: IWTF/HFG, LSS/Uni-Erlangen, iRMB/TU-Braunschweig ...  
 Schematic sketches by courtesy of J. Götz, LSS, Uni-Erlangen




### Graph-based distribution

- e.g. using METIS on node or patch level

### Cutting of a space filling curve

- e.g. in combination with a sparse approach using explicit adjacency information instead of index shift operations



## Load balance or minimal communication?




- Let's assume

- $10^5$  cells/processor (40 MB only)
- 10 MLUPs/processor (reasonably fast)  
→ 0.01s per timestep

- 6 communication partners per partition each with 2500 cells (6x 200kB)  
→ 0.0002s/exchange for Infiniband

- Communication makes up only a tiny fraction of the total time.

→ optimize for load balance




Characteristics of interconnects according to Ping-Pong benchmark

## Recomputation versus communication




- How to implement, if same data can be computed on several / all processes
  - parallel equivalent computation
  - single computation + broadcast while other processes can do other work
  - single computation + broadcast while other processes idle (worst solution!)



### Normally replicate and recompute the values

- Consider how many calculations you can execute while only sending 1 Bit from one process to another (6 µs, 1.0 GFlop/s → 6000 operations)
- Sending 16 kByte (20x20x5) doubles (with 300 MB/s bandwidth → 53.3 µs → 53,300 operations)
- very often blocks have to wait for their neighbors
- but extra work limits parallel efficiency

## Calculating speedup in a simple model



parallel:  $T(N) = s+p/N+Nk$

General formula for speedup

special case  $k=0$ :

Amdahl's Law  
"strong scaling"

parallel efficiency

$$S_p^k = \frac{T(1)}{T(N)} = \frac{1}{s + \frac{1-s}{N} + Nk}$$


$$\lim_{N \rightarrow \infty} S_p^0(N) = \frac{1}{s} \quad \text{for } k=0$$

$$\varepsilon_p(N) = \frac{S_p^k(N)}{N}$$


## Limits of parallel scalability



**Ideal world:**  
all work is perfectly parallelizable



**Reality:** purely serial parts limit maximum speedup



**Even worse:** Communication processes hurt scalability even further


## Understanding parallelism: Amdahl's Law



Amdahl's law poses a serious limit on the use of parallel resources!

- in reality the situation gets even worse


- load imbalance
- communication overhead, task interdependencies
- shared resources to be used sequentially (e.g. IO), etc.



## Shifting the limits of scalability



- Communication is not necessarily purely serial
  - non-blocking networks can transfer many messages concurrently – factor  $Nk$  in denominator becomes  $k$  (technical measure)
  - sometimes, communication can be overlapped with useful work (depends on implementation, algorithm):



- "superlinear speedups"
  - data size per CPU decreases with increasing CPU count → working set may fit into cache at large CPU counts
  - communication must be negligible to see this effect
- the larger the problem, the larger is often the parallel fraction
  - i.e. the sequential part  $s$  gets smaller and the Amdahl limit is shifted
  - communication overhead may scale with a smaller power than problem size


July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 61

## Some final remarks on parallelization (I)



- strong scaling (speed-up)
- weak scaling (scale-up)



- The benchmarked systems are outdated, but the message is still true:
- cheap GBit-ethernet is enough for weak scaling;
- strong scaling is the only true challenge.

July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de


**HPC** High Performance Computing 63

## Increasing parallel efficiency ("weak scaling")



- When scaling a problem to more workers, the "amount of work" (i.e. usually the domain size) will often be scaled as well

- perfect situation: runtime stays constant while  $N$  increases
- often  $p$  scales with problem size while  $s$  stays constant



$$\text{"Performance Scale-up"} = \frac{\text{work/time for problem size } N \text{ with } N \text{ workers}}{\text{work/time for problem size 1 with 1 worker}}$$

Gustafsson's Law ("weak scaling")

$$P_s(N) = \frac{s + pN}{s + p} = s + pN = N + (1 - N)s = s + (1 - s)N$$

- linear in  $N$  – but closely observe the meaning of the word "work"!
- number of timesteps required may increase if domain size is increased! → runtime per iteration is constant but time-to-solution increases ☺


July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 62

## Some final remarks on parallelization (II)



Single core performance still matters  
...





- pretty linear scaling for all systems !?
- yes, but with a slope <1 !

July 2009  
ICMME-09 Tutorial thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 64



- Fooling the masses by choosing the right metric ☺



- Looks like the “red triangles” performance best !?  
At least in terms of speedup ...

- ... but not in terms of time-to-solution.
- A slow code scales better – but as an engineer you are interested in quick simulation results and not in speedup.
- Thus, do not (only) publish speedups.

## Automatic recompilation of changed files: make



- Rules** say when and how to remake targets, which depend on certain prerequisites, using given shell commands.
  - explicit and/or implicit rules
- Variable** definitions and expansions in a makefile work similar to shell variables.
- Directives** tell make to do something special while reading a makefile, like including other makefiles, deciding whether to use or ignore some part of the makefile, ...
- Comments** are started with a # character. The # and the rest of the line are ignored. If you want a literal #, escape it with a backslash: \#.
- Most important automatic variables
  - \$@ name of the target, which caused the rule to be processed.
  - \$< name of the first prerequisite.
  - \$^ names of all prerequisites separated by spaces.
  - \$? space-separated names list of all prerequisites newer than the target

## Tools

- make
- version control systems
- MPI tracing



## Example of a makefile

```
CC = icc
FC = ifort
LD = ${FC}
CFLAGS = -O3
FFLAGS = -g
ifeq (${LD}, icc)
    LIBS += -L${IFORT_BASE}/lib -lifcore
endif

c_objects =
f_objects = lbmain.f90 geometry.f90 collprop.f90

# the rules
.PHONY: clean
lbmSolver: ${c_objects} ${f_objects}
<TAB> ${LD} ${LDFLAGS} -o $@ $^ ${LIBS}
${f_objects}: %.o: %.f90
<TAB> ${FC} -c ${FFLAGS} $<
clean:
<TAB> -rm -f lbmSolver *.o *.mod

# explicit dependencies
lbmain.o: geometry.mod collprop.mod
```

} define the compilers and their flags.  
} conditionally append additional settings  
} special directive  
} explicit rule  
} rule for a class of files  
} ignore errors for rm

## Version control systems



### RCS – Revision Control System

- a simple dinosaurian; suitable for keeping track of OS configuration files but not for programming projects; history kept in a subdirectory

### CVS – Current Version System

- extensive free documentation: <http://cvsbook.red-bean.com/>
- MS Windows GUI: <http://www.tortoisecvs.org/>

### SVN – Subversion

- extensive free documentation: <http://svnbook.red-bean.com/>
- MS Windows GUI: <http://tortoisessvn.tigris.org/>

### Distributed VCS

- git <http://git-scm.com/>
- mercurial/Hg <http://www.selenic.com/mercurial/>
- bazaar <http://bazaar-vcs.org/>
- ...

- }   
 central repository  
 basic support for branching and merging


July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 69

## Intel Trace Collector/Analyzer (I)




## Intel Trace Collector/Analyzer (I)



July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 70


## Intel Trace Collector/Analyzer (II)



July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 71


## Intel Trace Collector/Analyzer (III)



July 2009 thomas.zeiser@rrze.uni-erlangen.de

**HPC** High Performance Computing 72

## Intel Trace Collector/Analyzer (IV)




July 2009 thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 73



## Intel VTune (I)

## Intel VTune (I)



July 2009 thomas.zeiser@rrze.uni-erlangen.de


High Performance Computing 74



July 2009 thomas.zeiser@rrze.uni-erlangen.de


High Performance Computing 75

## Intel VTune (II)



July 2009 thomas.zeiser@rrze.uni-erlangen.de

High Performance Computing 76



July 2009 thomas.zeiser@rrze.uni-erlangen.de

## Quick analysis of a user code (II)



gprof profile for 1 of 8 MPI processes routine	calls	original [s]	optimized [s]	ratio
d3q19	1	1447	849	0,59
stream	1117	480	134	0,28
mcollid	3001	428	430	1,00
collid	1117	160	198	1,24
lbm	1	147	144	0,98
analyze	558	146	146	1,00
onedimen	1674	22	21	0,95
bcperio	1	13	21	1,62
...				
<b>total</b>		<b>2873</b>	<b>1927</b>	<b>0,67</b>
<b>total elapsed time</b>		<b>10:16 min</b>	<b>4:12 min</b>	<b>0,41</b>

July 2009 thomas.zeiser@rrze.uni-erlangen.de

## Quick analysis of a user code (I)

- Compiled using **-O3 -fomit-frame-pointer -g -p -xW**
- Set **GMON\_OUT\_PREFIX** and run with the provided input
  - display gathered timing data with **gprof**
  - "stream" requires significant time
- look at source code
  - separate routines for *collision*, *propagation* and periodic boundary conditions; *no toggle arrays*
  - "collision optimized" data layout
- Let's flip the array of the distribution function:  
**f(i,x,y,z) → f(x,y,z,i)**
  - used **cpp** for most of the work; had to do small changes in the MPI communication manually (i.e. one send/recv pair per direction instead of just one big pair)
- Again a run with the provided input
  - significant speedup (see next slide); results still identical
  - invested time for analysis + optimization: <15 min

July 2009 thomas.zeiser@rrze.uni-erlangen.de

# The END

These slides (including updates if necessary) are also available online at:

<http://www.konwihr.uni-erlangen.de/projekte/workshop-lattice-boltzmann-methods/>

July 2009 thomas.zeiser@rrze.uni-erlangen.de

July 2009 thomas.zeiser@rrze.uni-erlangen.de