

Efficient implementation of Efficient implementation of lattice lattice Boltzmannflow solvers solvers

Thomas Zeiser

Erlangen Regional Computing Center (RRZE) University of Erlangen-Nuremberg, Germany

thomas.zeiser@rrze.uni-erlangen.de

with contributions of G. Hager, G. Wellein, and many others

This work is financially supported by:

Federal Ministry of Education and Recepteb **through grant SKALB**

Outline

- multi-core everywhere
- **Caches and memory hierarchies**
	- cache and cache thrashing
- **Performance modeling**
	- expected performance vs. sustained performance
- **Optimization**
	- common sense optimizations, minimizing data access, effect of data layout
- **Parallelization**
	- OpenMP, MPI, parallel scalability, domain decomposition

Tools

make, version control systems, MPI tracing

July 2009
ICMMES-09 Tutorial

Preliminaries: what will / wont be covered here M_{\star} 1 \leftarrow 2 **1best numerical suitable approach and algorithm architectureengineering It often pays out to problem to use a more "expensive" There is** *no free* **be solvedapproach (e.g. MRT vs.** *lunch.***BGK, better boundary Implementation of conditions, local grid efficient codes refinement, …) even if requires underthey are computationally standing the less efficient and/or more hardware. expensive! efficient See other lectures for details.** × **implementation Here, we usually stick with simple LB cases; but of course many (but unfortunately not all) 3 optimization** ÷ **optimization principles apply in**

÷ **parallelization sustainable development**

a similar way to more complex

scenarios, too.

Architectural developments Architectural developments

Why we still have to worry about performance. Why we still have to performance.

Currently available compute platforms

Technology

Single vector processor processor

Large cluster cluster (>100 nodes) SX-6/7 SX-6/7 Earth Simulator

SX-8/8R

2005

2010

1 nodemodule

SX-8/8R

2cm2cm440

SX-5SX-5

nately) a dieing species; but other architectures get more and more vector-like feature. GPUs and accelerators are not yet mature enough for general application (at least in my opinion). ■ \rightarrow focus on commodity CPUs

45.7cm38.6cm

CMOSAir-cooling cooling

(>10nodes) SX-4SX-4

CPU

Why worry about performance: memory gap

Memory (DRAM) Gap

- **Memory bandwidth grows only at a speed of 7% a year.**
- **Memory latency remains constant / increasesin terms of processor speed.**
- **Loading a single data item from main memory can cost 100s of cycles on a 3 GHz CPU.**
- **On-chip memory controllers recently gave boost (especially for multisocket nodes); but still, memory bandwidth remains an issue.**

Processor Limit: DRAM Gap uProc 1000 ance 100 Processor-Memor erformance Gan rows 50% / year Alpha 21264 full cache miss / instructions execute 180 ns/1.7 ns = 108 clks x 4 or 432 instructions Caches in Pentium Pro: 64% area, 88% transistors *Taken from Patterson-Keeton Talk to SigM

Optimization of main memory access **is mandatory for most applications.**

Ever growing processor speed & Moore´s Law

We will have to use *many* **but** *less powerful* **processors in the future.**

Parallelization **is mandatory for most applications.**

Making use of all the transistors available

Caches and memory hierarchies of Caches and memory hierarchies of modern processors modern processors

Top500 trends and cores on the desktop

- **Number of processors is rapidly "exploding"**
- **due to more nodes but also due to multi-core chips**
- **more and more systems become "hybrid"**

And on the desktop?

- ×. **single/dual/quad/… core CPUs**
- **or 960 cores with 4 GPUs**

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **10**
 TEL_Computing 10

Memory hierarchies

Vector TRIAD test: sustained memory bandwidth

 10^6

256 kB

vector length N

 10^3

2 MBeffective

 10^5

 10^4

32 kB

 10^2

 10^1

austained 100 50

 10°

 $\overline{\mathsf{C}}$ $\overline{\mathbb{C}}$

MI

Memory

MI

Memory

Memory hierarchies of recent (dual-core) CPUs

July 2009 ICMMES-09 Tutorial

thomas.zeiser@rrze.uni-erlangen.de ¹⁴

Memory hierarchies: cache structure

- **caches are organized in cache lines that are fetched/stored as a whole (e.g. 64 bytes = 8 double words)**
	- If one item is needed, the cache line it belongs to is fetched (miss)
	- cache line fetch/load has large latency penalty
	- "neighboring" items can then be used from cache

Memory hierarchies: cache structure *(cont.)*

- cache use is optimal for **contiguous access (stride 1)**
- non-consecutive access reduces performance (worst case: ≥ cache line size)

Modifying/writing data (usually) requires loading the data first

ensure **spatial locality** by blocking or **optimizing data layout**

"read for ownership" (**RFO**)

→ see lattice Boltzmann part later on

- unless "non temporal stores" can be used (requires e.g. vectorizable code and proper alignment)
- **Caches (~MB) must be mapped to memory locations (~GB)**

Memory hierarchies: associative caches

Example: 2-way associative cache. Each memory location can be mapped to two cache locations.

^e*.g. size of main memory= 1 GByte; Cache Size= 256 KB* → 8192 memory locations are mapped to two cache locations

Memory hierarchies: cache mapping

- **"Cache mapping":**
	- pairing of memory locations with cache line
	- e.g. mapping 1 GB of main memory to 512 KB of cache

Directly mapped cache:

- every memory location can be mapped to exactly one cache location
- if cache size=*n*, *i*-th memory location is mapped to cache location *mod(i,n)*
- memory access with stride=cache size will not allow caching of more than one line of data, i.e. effective cache size is one line!
- no penalty for stride-one access

×. **Set-associative cache:**

- *^m*-way associative cache of size *^m* ^x*ⁿ*: each memory location *i* can be mapped to the *^m* cache locations *j*n*+mod(*i,n*), *j*=0..*m*-1
- If all *m* locations are taken, one has to be overwritten on next cache load; different strategies (least recently used (LRU), random, not recently used (NRU)

July 2009 ICMMES-09 Tutorial

thomas.zeiser@rrze.uni-erlangen.de **18**
 ELEPLE Computing 18

Memory hierarchies: cache thrashing

!

- **If many memory locations are used that are mapped to the same** *^m* **cache slots, cache reuse can be very limited even with** *^m***-way associative caches.**
- *Effective* **cache size is usually less than** *^m***^x** *ⁿ* **for real-world applications.**
- ×. **Warning: Using powers of 2 in the leading array dimensions of multi-dimensional arrays should be avoided! "Padding" may help.** *See example on the following slides.*

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **21 Computing** 21

Memory hierarchies: cache thrashing solved

Memory-to-cache mapping for **vel(1:18, 1:18, 4) Hypothetic cache**: 256 byte (=32 doubles) / 2-way associative / Cache line size=32 byte

memory-to-cache mapping for **vel(1:16, 1:16, 4)**

Hypothetic cache: 256 byte (=32 doubles) / 2-way associative / Cache line size=32 byte

Lattice Boltzmann method: basic algorithm

The evolution of the particle distribution functions *fi* **at each lattice node is calculated in discrete time steps.**

Computationally: (D3Q19)

- **explicit Jacobi-like iteration scheme**
- **19 double precision floating point values stored per node**
- **19-point stencil; data exchange with nearest neighbors**
- **~ 200 Flops per node update (for BGK or TRT collision model)**
- *algorithmic balance:* **456 bytes / 200 flops = 2.3 B/flop**
- *system balance* **of a 2-socket Nehalem node (2.66 GHz, no SMT): 32 GB/s** *sustained* **stream bandwidth / 85.12 GFlop/s = 0.37 B/flop**
- \rightarrow we will usually be *memory bound*

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **25**
 Alleric Computing 25

Estimation of performance: memory-bound case

- **Crossover between cache and memory bound computations**
	- Complete domain no longer fits into outermost cache **(N=Nx=Ny=Nz)**
	- **2 *19 * N^3 * 8 Byte** ~ L2/L3 cache size
	- \rightarrow 1 MB cache: N ~ 14-15; 4 MB cache: N ~ 23-24

Cache 2: data must always be transferred from/to main memory

- assumption: full use of each cache line loaded
- data to be transferred for a single fluid node update: (including RFA) $(2+1)$ * 19 * 8 Byte \rightarrow 456 Bytes/(node update)
- max. number of lattice site updates per second MLUPs: MaxMLUPs = MemoryBandwidth / (456 Bytes/node update)
- \blacksquare (effective) MemoryBandwidth = 3-12 GByte/s \rightarrow MaxMLUPs \sim 6-26 MLUPs
- **Verification of efficiency of data access using hardware perf counter**
	- *number of cache misses* is a bad performance metric (at least on Intel Xeon systems due to hardware prefetcher, etc.)
	- more reliable: *memory bus (FSB) utilization* and *number of buss accesses*
	- **numilaries in the mumber of bus accesses: N^3 * timesteps * 456 / 64** size of a

Estimation of performance: in-cache case

our performance metric for lattice Boltzmann codes:

million (fluid) lattice node updates per second – MLUP/s

performance estimation

- ш **general assumptions**
	- D3Q19 lattice
	- 200 floating point operations per fluid node update (reasonable for BGK/TRT)

Case 1: data transfer is infinite fast (all data fits into cache):

- max. MLUP/s = PeakPerformance / (200 Flop/node update)
- single 2.66 GHz Intel Core i7 core = 10,640 MFLOP/s \rightarrow max. 53 MLUP/s
- **in reality even simple kernels do not achieve peak performance** and transfer speed is finite even for caches
- \rightarrow thus, this upper limit is more hypothetical than real
- \rightarrow in-cache performance depends on many small details and can vary e.g. significantly from compiler release to compiler release

July 2009 ICMMES-09 Tutorial

thomas.zeiser@rrze.uni-erlangen.de **26 Computing** 26

Implementation and optimization Implementation and optimization of a 3-D lattice Boltzmann kernel D lattice Boltzmann kernel

- **common sense optimizations common sense optimizations**
- **minimizing data access minimizing data access**
- n **effect of data layout effect of data layout**

size of a **cache line**

General guidelines – some common sense optimizations

1. do less work

- **Example 2** eliminate common sub-expressions
- avoid branches; move if tests outside of inner loops

2. avoid expensive operations

- a division is much more expensive than a multiplication
- does the compiler realize that **x**2.0** is just **x*x**
- **trigonometric expressions, etc.**
- "strength reduction"; tabulating values; ...

3. shrink working set

- use appropriate data types (e.g. float vs. double)
- only calculate / store what is really required

4. use appropriate compilers and compiler flags

- optimization; inlining; ...
- tell the compiler if data references disjoint locations (i.e. no aliasing)

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **29**
 Aller Computing Computing 29

Basic optimizations: initial implementation

G. Hager and G. Wellein: *Part 1: Architectures and Performance Characteristics of Modern High Performance*

further reading

Computers. Part 2: Optimization Techniques for Modern High Performance Computers. **In Fehske et al., Lecture Notes Phys. 739, pp 681-730 and pp. 731-767 (2008), ISBN: 978-3- 540-74685-0. (Springer, Berlin)**

 Starting point: straight forward "full matrix" approach with toggle index and marker-and-cell flag field separate storage for even/odd time steps ("source/destination") to avoid data dependencies discrete velocity as additional array index **ghost layer (to avoid special** algorithm at domain boundaries) \rightarrow 5-D array $f(Q, x, y, z, t)$ **In the following, it is assumed that by increasing the first index by one, you go to the physically next location in memory (FORTRAN, column-major). real*8 f(0:18,0:Nx+1,0:Ny+1,0:Nz+1,0:1) do z=1,Nz; do y=1,Ny; do x=1,Nx if(fluidcell(x,y,z)) then LOAD f(0,x,y,z,t) LOAD f(1,x,y,z,t) LOAD f(18,x,y,z,t)** *Relaxation (complex computations)* **SAVE f(0,x ,y ,z ,t+1) SAVE f(1,x+1,y ,z ,t+1) SAVE f(2,x ,y+1,z ,t+1) SAVE f(3,x-1,y+1,z ,t+1) SAVE f(18,x ,y-1,z-1,t+1) endifenddo; enddo; enddo #load operations: 19*Nx*Ny*Nz + 19*Nx*Ny*Nz #store operations: 19*Nx*Ny*Nz If cache line of store operation is not in cache it must be loaded first (RFO) !**

Basic optimizations: preliminaries (LBM specific)

- many operations can be eliminated (common sub-expressions, zerovelocity components, etc.) — do not rely on compiler!
- ×. # of floating point operations depends on compiler & optimization level

ux=f(E ,x,y,z,t)+f(NE,x,y,z,t)+ f(SE,x,y,z,t)+f(TE,x,y,z,t)+ f(BE,x,y,z,t)-f(W ,x,y,z,t) f(NW,x,y,z,t)-f(SW,x,y,z,t) f(TW,x,y,z,t)-f(BW,x,y,z,t) ! 10 LD; 9 Add

- ш even worse: (C++) function calls which are not inlined; e.g. **getF(…)**
- **2. analyze relaxation step (II)**
- ш compare $usq=ux**2.0+uv**2.0+uz**2.0 \leftarrow \\$ \Rightarrow $usq=ux*ux+uv*uv+uz*uz$
- **3. combine c***ollide & stream* **step in a single loop to minimize data transfer!** Otherwise data may have to be transferred twice.
- **4. e.g. for Intel compiler: -O3 –xSSE4.2 –fno-alias (–fno-alias of course only if no pointer aliasing is used)**

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **30**
 TEL_Computing 30

Performance characteristics of initial code

Intel Xeon 3.4 GHz (1 MB L2; 5.3 GByte/s) \rightarrow max. 5-6 MLUP/s

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **32**
 Aller Examples Computing 32

Explanation of the performance breakdowns

- **A single node is updated by 18 write accesses from3 successive z-planes.**
- **total amount of data for 3 successive z-planes: Memz ~ 3 * 2 * 19 *8 * (Nx+2)*(Ny+2) Bytes**
- **cache lines must be reloaded ifMemz ~ L2/L3 cache**
- 1 MB cache \rightarrow Nx=Ny ~ 33
- **next breakdown if only 3 y-lines fit into cache**

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **33**
 EIPE Computing 33

Performance characteristics with 3-D blocking

Schematic animation by courtesy of S. Donath, LSS/RRZE

Optimization of data access: spatial blocking

Increase spatial locality by spatial blocking

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **34**
 The Computing 34 **real(8) f(0:18,0:Nx+1,…,0:1) do zz=1,Nz,blcksize do yy=1,Ny,blcksize do xx=1,Nx,blcksize do z=zz,min(Nz,zz+blcksize-1) do y=yy,min(Ny,yy+blcksize-1) do x=xx,min(Nx,xx+blcksize-1) if(fluidcell(x,y,z)) then endifenddoenddoenddoenddoenddoenddoCorrect choice of blcksize?**• 2*19***blcksize³** Byte < L2/L3 → **blcksize** ~8-10 • 2*19***3*****bcksize²** Byte < L2/L3 → **blcksize** ~25-30 **Optimization of data access: data layout Starting point: straight forward "full matrix" approach with toggle index and marker-and-cell flag field** separate storage for even/odd time steps ("source/destination") to avoid data dependencies discrete velocity as additional array index ghost layer (to avoid special algorithm at domain boundaries) \rightarrow 5-D arrav: **5-D array: F(0:18, 0:xMax+1, 0:yMax+1, 0:zMax+1, 0:1) By increasing the first index by one, you go to the physically next location in memory (FORTRAN, column-major).**

 In principle, any permutation of these indices can be used… …but which is the most efficient?

Effect of different data layouts

- **of (multidimensional) arrays.**
- Æ **use "array padding" if necessary**

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **40**
Allen Computing 40

Summary of basic part on efficient LBM coding

- **Efficient code implementation requires insight into memory hierarchy of modern processors.**
- **Data layout analysis and/or spatial blocking is mandatory to optimize data transfer between main memory and processor.**
- **Optimizing single processor performance and parallelization are tightly connected to the use of multi-core processors.**
- **Parallel computing does** *not* **supersede sequential optimization .**

Two paradigms for parallel programming

Performance issues with OpenMP: ccNUMA and first-touch

- **First-touch page allocation leads to network contention if initialization of data is done on a single CPU only.**
- **Only correct parallel initialization and block-static scheduling can achieve sufficient scalability.**

July 2009

ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **47 Alle Computing** 47

 Data access on ccNUMA system without correct data placement:

 Data access on ccNUMA system with correct data placement: P P 0_o

Shared memory parallelization with OpenMP

- memory bandwidth often does not scale with number of processors
- watch *ccNUMA effects* and avoid *false sharing*!

Scalability examples of OpenMP parallel

×

 $OMP-2$ $OMP-2$ $OMP-4$ $OMP-4$ $OMP-5$

1 Socket 2 Sockets 2 Sockets 4 Sockets 4 Socket

 Significant performance increase only if proper data placement is ensured by NUM-aware initialization.

Schematic NUMA-aware implementation

Thread assignment: OpenMP vs. CUDA

OpenMP (on CPUs) CUDA (on GPUs)

Thread 0

Thread 1

Thread 2

! initialize your parallel machine

! do relaxation&propagation ! exchange data between partitions

call MPI_COMM_RANK(MPI_COMM_WORLD,myid,ierr) call MPI_COMM_SIZE(MPI_COMM_WORLD,nprocs,ierr)

call MPI_BCAST(var,cnt,type,root,comm,ierr)

call MPI_WAITALL(cnt,req,status,ierr)

call MPI_ISEND(buf,cnt,type,to,tag,com,req,ierr) call MPI_IRECV(buf,cnt,type,from,tag,com,req,ierr)

ALINE STANDARD STANDARD SHARAL

- divide domain into huge chunks
- avoid false sharing

0

1

23

56

4

8

call MPI_INIT(ierr)

do iterat=1, steps

call MPI_FINALIZE(ierr)

7

July 2009 ICMMES-09 Tutorial

enddo

 switching between threads rather expensive

-
- divide domain into small pieces
- always many more threads in flight than GPU cores available to hide latency

Parallelization for distributed memory systems

MPI distinguishes

- point-to-point and collective operations
- *point-to-point* involves exactly two partners; can be blocking or non-blocking (send & recv)
- *collective* operations always involve all partners and are blocking (e.g. bcast, reduction, alltoall, barrier, …)
- data types and operations must match

MPI parallelization

July 2009 ICMMES-09 Tutorial

...

! allocate memory

!\$OMP PARALLEL DO !\$OMP&SCHEDULE(STATIC)

do z=1,Nz do y=1,Ny do x=1,Nx

enddoenddoenddo

!\$OMP END PARALLEL DO

What about calloc !?

allocate(f(Nx, Ny, Nz, 0:18, 0:1)

! ensure proper location of memory

 $f(x,y,z,:,:) = 0.d0$

 What about C++ new operator !? Linux filesystem buffer cache !? How to ensure that threads do not migrate between cores !?

- **domain decomposition**
- п **ghost layers / halo cells**
- **explicit data exchange (sending/receiving of messages)**
- **can be used on any parallel computer (i.e. on shared and distributed memory systems)**

thomas.zeiser@rrze.uni-erlangen.de **49**
 ELEC Computing 49

enddo

...

!

...

! Iteration loop do iterat=1, tEnd

do z=1,Nz

enddoenddoenddo

!\$OMP PARALLEL DO

!\$OMP&SCHEDULE(STATIC)

!\$OMP END PARALLEL DO

do y=1,Ny; do x=1,Nx

! do relaxation and propagation

!\$OMP&SHARED(Nx,Ny,Nz,omega,f,…) !\$OMP&PRIVATE(x,y,z,ux,uy,uz,…)

Some complex calculations

thomas.zeiser@rrze.uni-erlangen.de **1990** Figh Performance 52

How to decompose a complex domain?

Automatic recompilation of changed files: make

- **Rules** say when and how to remake targets, which depend on certain prerequisites, using given shell commands.
	- **explicit and/or implicit rules**
- **Variable** definitions and expansions in a makefile work similar to shell variables.
- **Directives** tell make to do something special while reading a makefile, like including other makefiles, deciding whether to use or ignore some part of the makefile, ...
- **Comments** are started with a # character. The # and the rest of the line are ignored. If you want a literal #, escape it with a backslash: \#.
- Most important automatic variables
	- . \$@ name of the target, which caused the rule to be processed.
	- \$< name of the first prerequisite.
	- \$^ names of all prerequisites separated by spaces.
	- \$? space-separated names list of all prerequisites newer than the target

Example of a makefile

```
CC = iccFC = ifortLD = ${FC}
CFLAGS = -03FFLAGS = -qifeq (${LD}, icc)
 LIBS += -L${IFORT BASE}/lib -lifcoreendif
```
c_objects ⁼ f_objects = lbmain.f90 geometry.f90 collprop.f90

the rules .PHONY: clean lbmSolver: \${c_objects} \${f_objects} <TAB> \${LD} \${LDFLAGS} -o \$@ \$ˆ \${LIBS} \${f_objects}: %.o: %.f90 $\overline{<}$ TAB $>$ **\${FC} -c \${FFLAGS} \$< clean:<TAB>-rm -f lbmSolver *.o *.mod**

explicit dependencies lbmain.o: geometry.mod collprop.mod

define the compilers and their flags.

conditionally append additional settings

explicit rule

special directive

rule for a class of files

ignore errors for rm

Version control systems

 central repository basic support for branching and merging

 each copy is a full independent repository full offline operation

 advanced features for merging, branching, bisection, …

п

RCS – Revision Control System

 a simple dinosaurian; suitable for keeping track of OS configuration files but not for programming projects; history kept in a subdirectory

CVS – Current Version System

- extensive free documentation: http://cvsbook.red-bean.com/
- **MS Windows GUI: http://www.tortoisecvs.org/**

SVN – Subversion

- extensive free documentation: http://svnbook.red-bean.com/
- MS Windows GUI: http://tortoisesvn.tigris.org/

Distributed VCS

- $=$ ait http://git-scm.com/
- mercurial/Hg http://www.selenic.com/mercurial/

http://bazaar-vcs.org/

- h azaar
- …

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **69** FIFE High Performance 69

Intel Trace Collector/Analyzer (II)

Intel Trace Collector/Analyzer (I)

ICMMES-09 Tutorial

July 2009

thomas.zeiser@rrze.uni-erlangen.de **70**
 The Computing 70

Intel Trace Collector/Analyzer (III)

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **1990 - FIFT High Performance** 72

Intel Trace Collector/Analyzer (IV)

Intel VTune (II)

Intel VTune (I)

Intel VTune (III)

Intel VTune (IV)

Quick analysis of a user code (II)

Quick analysis of a user code (I)

- ×. **Compiled using -O3 -fomit-frame-pointer -g -p -xW**
- Set GMON OUT PREFIX and run with the provided input
	- \rightarrow display gathered timing data with $\mathbf{q}\mathbf{p}\mathbf{r}\mathbf{o}\mathbf{f}$
	- \rightarrow "stream" requires significant time
- m. **look at source code**

ш

- \rightarrow separate routines for *collision, propagation* and periodic boundary conditions; *no toggle arrays*
- \rightarrow "collision optimized" data layout
- **Let's flip the array of the distribution function:** $f(i, x, y, z) \rightarrow f(x, y, z, i)$
	- \rightarrow used cpp for most of the work; had to do small changes in the MPI communication manually (i.e. one send/recv pair per direction instead of just one big pair)
- **Again a run with the provided input**
	- \rightarrow significant speedup (see next slide); results still identical
	- \rightarrow invested time for analysis + optimization: <15 min

July 2009 ICMMES-09 Tutorialthomas.zeiser@rrze.uni-erlangen.de **1990 | FIFIC** Computing 78

The END

These slides (including updates if necessary) are also available online at:

http://www.konwihr.uni-erlangen.de/projekte/workshop-lattice-boltzmann-methods/

